🚀 Seen my posts and want more? Dive deep into the issues with Big Tech at Escape Big Tech!

💡 Need FOSS-focused software solutions? Reach out on Matrix at @dannym:balooga.xyz!

  • 2 Posts
  • 57 Comments
Joined 1 year ago
cake
Cake day: June 14th, 2023

help-circle














  • Danny M@lemmy.escapebigtech.infotolinuxmemes@lemmy.world:wq!
    link
    fedilink
    arrow-up
    33
    arrow-down
    1
    ·
    edit-2
    10 months ago

    I prefer the extremely intuitive:

    [C-R]=system("grep -P "PPid:\t(\d+)" /proc/$$/status | cut -f2 | xargs kill -9")

    or

    i:!grep -P "PPid:\t(\d+)" /proc/$$/status | cut -f2 | xargs kill -9[esc]Y:@"[cr]

    It just rolls off the fingers, doesn’t it?

    Edit: damn it lemmy didn’t like my meme because it assumes that characters between angle brackets are html tags :( you ruined it lemmy

    EDIT 2: rewrote it, just assume that square brackets are buttons not characters


  • in this case the instruction set is extremely small (and includes open source verilog, so you could even fab it yourself)

    quote from the website:

    The CPU of the TKey is a modified version of PicoRV32, 32-bit RISC-V running at 18 MHz. Modifications includes a fast 32x32 multiplier implemented using the multiplier blocks in the iCE40 DSPs as well as a HW trap function.

    The supported instruction set supported by the CPU is a subset of RV32I. Specifically it includes compressed instructions, but excludes instructions for:

    • Counters
    • System
    • Synch
    • CSR access
    • Change level
    • Trap redirect
    • Interrupt
    • MMU

    The instruction set implemented by the CPU also includes multiplication instructions from the RV32IC_Zmmul (-march=rv32iczmmul) extension. Division is not supported.

    Any illegal, unsupported instruction will halt the CPU. The halted CPU is detected by the hardware, which will blink the RGB LED with red to indicate the error state. There is no way for the CPU to exit the trap state besides a power cycle of the device.

    Note that the CPU has no support for interrupts. No instructions, ports or logic.